

FAST - [FASTAutoSave.wpt:drv 1]

File Edit View Tools Window Help

Drafts Pending Active

L1: (59) vid near8 register
L2: (5) virtual\$4 with (identification id) with address\$4 with dma with memor\$4
L3: (6) virtual\$4 with register with address\$4 with dma with memor\$4
L4: (63) 1 2
L5: (5) 3 not 4
L6: (74980) pe (processing near3 element)
L7: (22) virtual with register with 6
L8: (200) virtual with register with (id identification)
L9: (129) address\$4 with 8
L10: (88) 1 2 3 4 5 7
L11: (124) 9 not 10
L12: (1732) (array multiple plural\$4) near? process\$4 with address\$4 with register
L13: (784) memory with 12
L14: (26) virtual with 13
L15: (17) (id identification) with 13

Failed Saved Favorites Tagged UDC Queue Trash

Search Edit Browse Remove Clear

DB: 18PAT.181-181.DOCUMENT.BW.100

Details Overview DE

181-181.DOCUMENT.BW.100

FAST AutoSave.wpt:drv 1

	U	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Referral Class	Inventor	S	C	F	S	
1	<input type="checkbox"/>	US 6145077 A	20001107	22	Manipulation of data	712/300			Sidwell, Nathan Mackenzie et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
2	<input type="checkbox"/>	US 5740401 A	19980414	19	Multiprocessor system having a processor invalidating operand cache	711/152	711/123 : 711/126		Hanawa, Makoto et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
3	<input type="checkbox"/>	US 5696913 A	19971209	140	Unique processor identifier in a multi-processing system having plural	710/317	711/150 : 712/11		Gove, Robert J. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
4	<input type="checkbox"/>	US 5590326 A	19961231	22	Shared data management scheme using shared data locks for multi-thread	711/150	707/8 : 709/104		Manabe, Toshihiko	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
5	<input type="checkbox"/>	US 5469556 A	19951121	15	Resource access security system for controlling access to resources of a	711/163	713/200		Clifton, Daniel B.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
6	<input type="checkbox"/>	US 4980857 A	19901225	106	Operations controller for a fault tolerant, multiple node processing	714/45	709/100 : 709/102		Waller, Chris J. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
7	<input type="checkbox"/>	US 3814922 A	19740604	15	AVAILABILITY AND DIAGNOSTIC APPARATUS FOR MEMORY MODULES	714/723	714/754 : 714/763		Nibby, Chester M. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
8	<input type="checkbox"/>	US 3702986 A	19721114	61	TRAINABLE ENTROPY SYSTEM	712/25	712/11 : 712/30		Taylor, Fredrick James et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
9	<input type="checkbox"/>	US 3676854 A	19720711	40	KEYBOARD TO TAPE DATA INPUT PREPARATION UNIT	360/79			Findesen, Heinz H. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
10	<input type="checkbox"/>	JP 11338833 A	19991210	10	MULTIPROCESSOR TYPE CONTROLLER				TAKAWA, HIDEHITO	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

FAST - FASTAutoSave.wsp.nav.11

File View Edit Tools Window Help

Drafts
 Pending
 Active
 Failed
 Saved
 (10) (simd m1md) with dma
 (23430) dma
 (197049) (array multiple element) near5 process\$5
 (296) dma with (array multiple element) near5 process\$5
 (79) address\$5 same (dma with (array multiple element) near5 process\$5)
 Favorites
 Tagged
 UDC
 Queue
 Trash

USPA1:USPGPUB,EPD,XPD,DERIVNT,IBM,IDE
 P Drafts P Synonyms
 P Highlight all 14 items related

address\$5 same (dma with (array multiple element) near5 process\$5)

FAST AutoSave.wsp.nav.11

	U		Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Class	Inventor	S	C
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20010027499 A1		28	Methods and apparatus for providing direct memory access control				Barry, Edwin Frank	<input checked="" type="checkbox"/>	<input type="checkbox"/>
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20010026295 A1		11	Ink jet recording method and ink jet recorder				Takahashi, Yoshikazu	<input checked="" type="checkbox"/>	<input type="checkbox"/>
3	<input type="checkbox"/>	<input type="checkbox"/>	US 20010016947 A1		35	TV PLANNER FOR DSS				NISHIKAWA, YUKO S. CHOW, JENNY S.	<input checked="" type="checkbox"/>	<input type="checkbox"/>
4	<input type="checkbox"/>	<input checked="" type="checkbox"/>	US 6260082 B1	20010710	41	Methods and apparatus for providing data transfer control	710/22	710/33 712/10		Barry, Edwin Frank et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6185620 B1	20010206	25	Single chip protocol engine and data formatter apparatus for off chip host	709/230	709/231 709/232		Weber, David M. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6167465 A	20001226	36	System for managing multiple DMA connections between a peripheral de	710/22	370/402 709/250		Parvin, Shaham et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6134617 A	20001017	26	Method and apparatus for managing access to a loop in a data processing	710/105	709/251		Weber, David M.	<input checked="" type="checkbox"/>	<input type="checkbox"/>
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6105080 A	20000815	11	Host adapter DMA controller with automated host reply capability	710/26			Holt, Keith W. et al.	<input checked="" type="checkbox"/>	<input type="checkbox"/>
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6092127 A	20000718	13	Dynamic allocation and reallocation of buffers in links of chained DMA	710/56	710/22 710/26		Tausheck, Eric Gregory	<input checked="" type="checkbox"/>	<input type="checkbox"/>
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6092116 A	20000718	23	DMA controller with response	709/236	709/212		Earnest, Tim	<input checked="" type="checkbox"/>	<input type="checkbox"/>

11th Details

Ready

NUM

CAST: [EASTAutoSave.wtp:1.v.1]

File Edit View Window Help

Icons: [New] [Open] [Save] [Print] [Find] [Help] [Back] [Forward] [Home] [Stop] [Reload] [Zoom In] [Zoom Out] [Full Screen] [Close All] [Close] [Maximize] [Minimize] [Close]

Left Panel:

- Drafts
- ISNR:
- BRS:
- Pending
- Active
 - L1: (4) BARRY-EDWIN-F.H.
 - (2) 140 dma with address4 with (virtual logical) with (physical acti)
- Failed
- Saved
- Favorites
- Tagged
- UDC
- Queue
- Trash

Right Panel:

Buttons: [Browse] [Query] [Doc]

DB: [USPAT.EPC.APO:Current.BM.100]

Default operator: [DB]

Buttons: [Print] [Duplicate] [Synonym]

Highlight all records initially

Content Area:

And with address5 with (virtual logical) with (physical acti)

Bottom Panel:

Buttons: [SQL form] [Set form] [Data] [Page] [Text]

	U	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Class	Inventor	S	C	P	S	S	S
1	<input type="checkbox"/>	US 4163280 A	19790731	13	Computer address management system - has conversion table for conv				IN	R	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
2	<input type="checkbox"/>	US 5301287 A	19940405	17	User scheduled direct memory access for e.g. graphics subsystem - provides				IN	R	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
3	<input type="checkbox"/>	US 5749093 A	19980505	9	Information processing system with direct memory access - enables				IN	R	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
4	<input type="checkbox"/>	JP 08077062 A	19960322	11	Address management device - uses second management part to convert					R	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
5	<input type="checkbox"/>	US 5758182 A	19980526	23	DMA controller for I/O bus and peripheral connection... includes				IN	R	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Buttons: [Hb] [Details]

Status: [Ready]

NUM

EAST - [EASTAutoSave.wsp.asv.1]									
File Edit View Format Tools Window Help									
Drafts									
ISNR:									
BRS:									
USPAT.EPC:IPC: Devices, BH 108									
A BRS term A BRS term A BRS term A BRS term A BRS term									
P Draft S Synonyms									
U	Document ID	Issue Date	Pages	Title	Current Off	Current XRef	Retrieval Class	Inventor	S C P S S
41	US 4163280 A	19790731	13	Address management system	711/207	711/2		Mori, Ryuichi et al.	R C C C C C
42	US 4245305 A	19810113	12	Direct memory access control device	710/25			Gechele, Walter et al.	R C C C C C
43	US 4564900 A	19860114	48	Multiprocessor computer system	709/212	709/213		Smill, Asbjorn	R C C C C C
44	US 4651316 A	19870317	50	Data link extension for data communication networks	370/462	359/118		Kocan, Kristin F. et al.	R C C C C C
45	US 4888691 A	19891219	42	Method for disk I/O transfer	714/15	710/22		George, Paul L. et al.	R C C C C C
46	US 4926315 A	19900515	750	Digital data processor with fault tolerant peripheral bus communication	714/43	710/128		Long, William L. et al.	R C C C C C
47	US 4926322 A	19900515	28	Software emulation of bank-switched memory using a virtual DOS monitor	703/23	710/129		Slimac, Gary A. et al.	R C C C C C
48	US 4931922 A	19900605	57	Method and apparatus for monitoring peripheral device communications	714/9			Baty, Kurt F. et al.	R C C C C C
49	US 4939643 A	19900703	60	Fault tolerant digital data processor with improved bus protocol	714/9			Long, William L. et al.	R C C C C C
50	US 4959770 A	19900925	12	Data processing system employing two address translators, allowing rapid	711/203	711/206		Kondo, Megumu et al.	R C C C C C
51	US 4974144 A	19901127	57	Digital data processor with fault-tolerant peripheral interface	710/128	714/4		Long, William L. et al.	R C C C C C
52	US 4974150 A	19901127	60	Fault tolerant digital data processor with improved input/output	714/1			Long, William F. et al.	R C C C C C
53	US 5161162 A	19921103	30	Method and apparatus for system bus testability through loopback	714/43	714/716		Watkins, John et al.	R C C C C C
54	US 5208915 A	19930504	19	Apparatus for the microprogram control of information transfer and a	710/22			Stadimeler, Hans et al.	R C C C C C
55	US 5243703 A	19930907	25	Apparatus for synchronously generating clock signals in a data	713/400			Farmwald, Michael et al.	R C C C C C
56	US 5247648 A	19930921	33	Maintaining data coherency between a central cache, an I/O cache and a	711/143	711/119		Watkins, John et al.	R C C C C C
57	US 5301287 A	19940405	17	User scheduled direct memory access using virtual addresses	711/202	707/104		Herrell, Russ W. et al.	R C C C C C
58	US 5319755 A	19940607	564	Integrated circuit I/O using high performance bus interface	710/104			Farmwald, Michael et al.	R C C C C C
59	US 5347634 A	19940913	12	System and method for directly executing user DMA instruction from us	345/511	222/500		Herrell, Russ W. et al.	R C C C C C
60	US 5392393 A	19950221	13	Architecture for a high performance three dimensional graphics	345/505	345/419		Deering, Michael F.	R C C C C C
61	US 5408129 A	19950418	23	Integrated circuit I/O using a high performance bus interface	257/692	257/693		Farmwald, Michael et al.	R C C C C C
62	US 5408605 A	19950418	23	Command preprocessor for a high performance three dimensional graphi	345/523	345/419		Deering, Michael F.	R C C C C C
63	US 5440682 A	19950808	26	Draw processor for a high performance three dimensional graphi	345/503	345/506		Deering, Michael F.	R C C C C C
64	US 5473575 A	19951205	23	Integrated circuit I/O using a high	345/230.06	327/379		Farmwald, Michael	R C C C C C

EAST - (EASTAutoSucc.wsp.asv.1)									
File View Doc Tools Window Help									
DRAFTS									
ISNR:									
BRS:									
USPAT, EPO, JPO, Canada, WI 100									
A BRS term A BRS term C Date E Page V Last									
	U	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Class	Inventor
110	P	US 6032214 A	20000229		Method of operating a synchronous memory device having a variable data output length	710/129	710/35		Farmwald, Michael et al.
111	P	US 6032215 A	20000229		Synchronous memory device utilizing two external clocks	710/129	345/189.02 365/230.02		Farmwald, Michael et al.
112	P	US 6035365 A	20000307		Dual clocked synchronous memory device having a delay time register	710/129	365/230.03		Farmwald, Michael et al.
113	P	US 604918 A	20000307		Method of operating a memory having a variable data output length	365/233			Farmwald, Michael et al.
114	P	US 6038195 A	20000314		Synchronous memory device having a delay time register and method of	365/233	365/194 713/401		Farmwald, Michael et al.
115	P	US 6044426 A	20000328	33	Memory system having memory devices each including a programmable	710/104	711/170		Farmwald, Michael et al.
116	P	US 6047335 A	20000404	10	Video display device applied for a graphics accelerator	710/22	345/501 711/203		Iakazawa, Tetsuro
117	P	US 6047307 A	20000404	22	Providing application programs with unmediated access to a contested	709/100	709/104		Radko, Ronald O.
118	P	US 6049857 A	20000411	19	Apparatus and method for translating addresses utilizing an ATU	711/207	711/135 711/163		Walkins, John E.
119	P	US 6049846 A	20000411	30	Integrated circuit having memory which synchronously samples information	710/126	713/500		Farmwald, Michael et al.
120	P	US 6058437 A	20000502	10	D.M.A. device that handles cache misses by managing an address of an	710/22	345/511 709/212		Park, Jun Hee et al.
121	P	US 6055071 A	20000516	18	Method and apparatus for trapping unimplemented operations in	710/22	710/52 710/57		Priem, Curtis et al.
122	P	US 6067592 A	20000523	32	System having a synchronous memory device	710/104	713/400		Farmwald, Michael et al.
123	P	US 6070222 A	20000530	34	Synchronous memory device having identification register	711/105	345/189.02 365/230.02		Farmwald, Michael et al.
124	P	US 6073224 A	20000606	15	Network interface circuit with replacement circuitry and method for	711/202	711/133 711/207		Walkins, John E.
125	P	US 6075938 A	20000613	15	Virtual machine monitors for scalable multiprocessors	703/27	709/214 709/221		Bugnon, Edouard et al.
126	P	US 6078733 A	20000620	35	Network interface having support for message processing and an interface	709/250	709/212 709/216		Osborne, Randy B.
127	P	US 6078559 A	20000620	20	Optical disk having read-only and rewritable areas with overlapping	369/275.3	369/275.1		Iakemura, Yoshinori et al.
128	P	US 6078520 A	20000620	136	Flash memory control method and information processing system therefor	365/185.09	365/185.11 365/185.29		Tabita, Tsunehiro et al.
129	P	US 6081854 A	20000627	24	System for providing fast transfers to input/output device by assuring	710/37	710/12 710/5		Priem, Curtis et al.
130	P	US 6085284 A	20000704	32	Method of operating a memory device having a variable data output	711/105	345/189.02 365/230.02		Farmwald, Michael et al.
131	P	US 6092124 A	20000718	11	Method and apparatus for accelerating the rendering of images	710/23	710/33 710/52		Priem, Curtis et al.
132	P	US 6101152 A	20000808	30	Method of operating a synchronous memory device	365/233	365/194		Farmwald, Michael et al.
133	P	US 6105119 A	20000815	188	Data transfer circuitry, DSP wrapper	711/219	710/129		Kerr, Jeffrey L.

